HomeMy WebLinkAboutREVISION - BUILDING PERMITOFFICE USE ONLY:
DATE FILED: v �� -I PERMIT # D
REVISION FEE: 1 r1 RECEIPT # LQ
PLANNING & DEVELOPMENT SERVICES RECEIVED
BUILDING & CODE REGULATION DIVISION
2300 VIRGINIA AVENUE
FORT PIERCE, FL 34982.5652 FEB 2 0 2019
(772)462.1553
ST. Lucie County, Permitting
LOCATION/SITE
ADDRESS:
APPLICATION FOR BUILDING PERMIT REVISIONS
PROJECT INFORMATION
7
DETAILED DESCRIPTION OF PROJECT
REVISIONS:
CONTRACTOR INFORMATION:
STATE of FL REG./CERT. #:
BUSINESS NAME: 1 S i
QUALIFIERS NAME: avmol A
ADDRESS: (A6 cb
CITY: C l ea t-x,,[a:0K STATE:
PHONE (DAYTIME): e C� ► 6y -- N 7,)-
OWNER/BUILDER INFORMATION:
ST. LUCIE CO CERT. #:
ZIP:
NAME:
ADDRESS:
CITY: STATE: ZIP:
PHONE (DAYTIME:
ARCHITECT/ENGINEER INFORMATION:
NAME: _
ADDRESS:
CITY:
PHONE (DAYTIME):
STATE:
FAX:
SCANNED
BY
09
. I . I RE pt •;'
C 4 M...t 5
RECEIVED
FEB 2 0 2019
ST. Lucie County, Permitting _
5.31(W Grid Interactive Photovoltaic System
System Summary
Piov1dedbySu17-T0C
I r-1os \dn
�Ig02.-01GG
Project: MITCHELL, HERMAN & LINDA
ST. LUCIE COUNTY
BUILDING DIVISION
REVIEWED
FOR COMPLI
REVIEWED BY
DATE Z ti9174
MUST BE KEPT ON JOB OR
NO INSPECTION WILL BE MADE
1. System Summary
1.1. System Data
1.1.1. Summary
Location Info
Project Site
4101 Ave 0, Fort Pierce, FL 34947
Climate Data Source Location --
- Fort Pierce, FL 34947 United States
Latitude
27° 28'N
Longitude
800 2Yw
Design Low Temperature
32'F (0°C)
Design High Temperature
91°F (33°C)
Electrical Characteristics
Summary
Inverter
SE5000H-US
Module
Q-Cells Q.PEAK BLK-G4.1295 (295W)
Number of Modules
18
Array Circuits
1 string of 18
STC power of array
5,310W
PTC power of array
4,893W (1)
DC String Operating Currents
13.97A
DC String Max Currents
15A
DC String Operating Voltage
380V
Number of Stings
1
CEC power output
4,786W (1)
Max AC output current
21A
First -Year PV Watts Prod, Estimate
7,257kWhr
1. PTO rating calculated using 45°C as the NOCT (Nominal Cell Operating Temperature)
raw,
^tt rc r
e 9
1.2.1. South east
Installation Area
Installation area length
42.05ft
Installation area width
25.5111
Slope
fiat (0.0.)
Installation area azimuth
179.1 ° (SE)
Configured Layout
Column spacing
0.25in
Row spacing
fin
Module orientation
landscape
Distance between filled racks
87.8in
Tilt angle of modules
IF
Total number of modules
18
Total number of rows
I
Layout length
65.751n
Layout width
8.86ft
Area of any
323.56ft
North south footprint of a single raw
16.17ft
Max. Values for Installation Area
Max no. of modules
30
Maxmum no. of rows
I
Max no. of modules in a row
30
Maximum row length
32.98ft
Maximum column length
8.8611
Area N layout full
533.3ft.
2. System Design Calculations Report (Non -Code)
2.1. PV Source Circuit Voltage Range Test
This test confirms that the voltage of the PV Source Circuit will always remain within the DC input voltage window of the system's inverter,
microinverters, or power optimizers.
2.1.1. (1) CLPEAK BMW 295 (295W) in aeries
Section Pmpertles
Description
(1) Q.PEAK BLK-04.1295 (295w)
In series
Connected Device
Solar Ede P320
Connected Device Type
Power Optimizer
Design Lo Tem.
0°C
Design High Temp.
33°C
Module
!].PEAK BLK-G4.1295 295
Module Vmp
32.19V
Module Voc
39.48V
Power Optimizer Min.In utVolta a
8V
Power Optimizer Max.In utVolta a
48V
Mounting Method
Tilted Roof Mount
Temp. Coefficient Voc
-0.111V/C
Voltage Loss Due to Degradation
derate
0.0
Voltage Loss Due to Tolerance
derete
0.0
Calculations
A. String Voc at Low Temperature 42.25V
The module Voc (39A8V) will increase to 42.25V at the design low
temperature (0°C).
(0°C - 25°C) X-0.111V/C + 39.48V = 42.25V
The total Voc for the string is 42.25V.
42.25V X 1= 42.25V
B. String Vmp at High Temperature 27.97V
Estimated cell temperature equals the design high temperature (33°C)
plus 30°C (the estimated difference between ambient temperatures and
the cell temperature for a roof mount with tilt).
33°C + 300C = 63°C
The module Vmp (32.19V) will drop to 27.97V at the design high
temperature (33°C).
(63°C - 25°C) X-0.111VIC + 32.19V = 27.97V
The total Vmp for the string is 27.97V.
27.97V X 1= 27.97V
Velldstlon Testis
The minimum Vmp must exceed the minimum PASS
input voltage of the connected device
27.9N> 8V = true
maximum Voc must not exceed the max input
toe of the connected device
48V = true